

Formal Derivation of a Computer

by

Li-Guo Wang and M P Fourman

Formal Derivation of a Computer

LFCS Report Series

ECS-LFCS-91-142

LFCS

March 1991

Department of Computer Science
University of Edinburgh
The King's Buildings
Edinburgh EH9 3JZ

Copyright © 1991, LFCS

FORMAL DERIVATION OF A COMPUTER

Li-Guo Wang¹ and M P Fourman

Laboratory for Foundations of Computer Science
Department of Computer Science, University of Edinburgh
JCMB, The King's Buildings, Edinburgh EH9 3JZ, U.K.
lgw@lfcs.ed.ac.uk

February 1991

Abstract

A synthesis logic and derivation of Mike Gordon's computer using the logic are presented. The derivation shows us that it is possible to construct realistic complex hardware using formal proof. The basic idea of the paper is 'deriving as design' and 'derivation as implementation'. The main part of the paper describes the process of derivation from specification to implementation. Other relevant aspects such as axiomatic synthesis logic, specification and implementation languages are only discussed briefly.

1 Introduction

For today's formal method for hardware design an important step is to push theory from laboratory research to practical application. To achieve the goal three things should be done 1. Formal method should be made as easy as possible for users. 2. Believable examples should be given which are realistic or can match realistic complex hardware. 3. A stronger theoretical foundation for automatic design should be presented. In order to achieve 1 and 2, we present, in this paper, an axiomatic synthesis logic and a derivation of Mike Gordon's computer. (3 will be dealt with in another paper, "Formal derivation of a class of computers")

Our work belongs to proof-based synthesis: specification-driven construction of implementation using formal proof. Our basic idea is 'deriving as design' and 'derivation as implementation'. The main contribution of the paper is that through the derivation of Mike Gordon's computer to show that it is possible to design realistic complex hardware using formal method.

We select Mike Gordon's computer as an example because it is suitable in degree of complication and in size: it matches realistic computer and its derivation can be contained in a short paper. Through the well-known computer which has been verified from implementation to specification we show a proof-based synthesis from specification to implementation (there is a little differences between our implementation which is for easy to understand synthesis and Mike Gordon's implementation) and a methodology of the synthesis. In fact our method can be used for more realistic application and we have got a stronger general result which is suitable for deriving a class of computers.

¹The research is supported by Siemens.

In the paper we mainly describe the derivation process from the specification of behaviour level (state transition) to implementation of register-transfer level for Mike Gordon's computer. Other relevant aspects such as axiomatic synthesis logic, specification and implementation languages are only discussed briefly.

In section 2 a simple Model-like hardware implementation language is discussed. In section 3 axiomatic synthesis logic is presented. In section 4 the specification of Mike Gordon's computer is described. In section 5 the implementation is derived from the specification using the logic. In section 6 conclusions and relevant work are discussed.

2 Hardware Specification and Implementation Languages

2.1 Specification Language

General logics such as Hol [3] and Lambda [1] are selected as specification language. We use *italic* font to write abstract or general term and predicate which correspond to the variables of implementation language below and use roman font to write concrete ones which correspond to the constant.

2.2 Implementation Language

This is a toy language of structural description style. The language is designed as minimal as possible for the paper.

2.2.1 Syntax

```
implementation ::= component | component & implementation
component ::= device (port_list)
port_list ::= port | port, port_list
device ::= variable | constant
port ::= variable | constant
```

The following font conventions will be used:

- variables will be written in *italic* font.
- constants will be written in roman font.
- capital letters are for devices and lowercase letters for ports.

2.2.2 Semantics

An implementation is a set of components which are syntactically connected by '&'. A component has device as its name and ports as its external lines. The constant expresses concrete device or port which have been established and variable expresses abstract ones which are taken temporarily and will be established. If two components have common port then it means there is a connection through the port.

2.2.3 Examples

REGISTER (input, *control*, output) expresses a component: its name is REGISTER and it has three ports: two ports: input and output have been established, port *control* is abstract and

will be established. $\text{NAND}(a, b, c) \& \text{NOT}_1(d, e)$ only means that devices NAND and NOT_1 are put together. $\text{NAND}(a, b, c) \& \text{NOT}_2(c, d)$ expresses a combination of devices NAND and NOT_2 connected through their common port c .

3 Synthesis Logic

Synthesis logic (SL) is designed for hardware synthesis. Basic idea of SL is that implementation and specification are viewed as two different worlds and their unique connection is through basic rules of SL. To catch basic relationship between implementation and specification SL unites general logic (GL, for specification), construction logic (CL, for derivation) and implementation logic (IL, for implementation) for purpose of proof-based hardware synthesis.

3.1 Basic Conception

When describing SL we are at meta-language level and we will use *sans serif* letter which express general case at the level. I, J and K will (sometimes with subscript) be used for implementation and P, Q and S (sometimes with subscript) for specification. $\vdash P / \vdash Q$ is called as ‘proof’ which means from P to prove Q . If P is axiom of GL then it is written as $\vdash Q$. For example, if a is an arbitrary constant then we have $\vdash P \ a / \vdash \forall x. P \ x$ and also $\vdash P \Rightarrow (Q \Rightarrow P)$. $\models I = J$ is called as ‘transform’ which means implementation ‘ I ’ and ‘ J ’ are equal and can substitute each other. $I \models S$ is called as ‘construction’ which means implementation ‘ I ’ satisfies specification ‘ S ’.

3.2 General Logic

We will directly use results proved in GL. General form for construction is

$$\text{IMP}(x_1, x_2, \dots, x_m, y_1, y_2, \dots, y_n) \\ \models \forall x_1, x_2, \dots, x_m. \exists y_1, y_2, \dots, y_n. \text{relation}(x_1, x_2, \dots, x_m, y_1, y_2, \dots, y_n).$$

For short we omit pre-quantification and have below form:

$$\text{IMP}(x_1, x_2, \dots, x_m, y_1, y_2, \dots, y_n) \models \text{relation}(x_1, x_2, \dots, x_m, y_1, y_2, \dots, y_n).$$

3.3 Implementation Logic

In applying IL we use *italic* capital letters to write abstract implementations which are taken, in top-down synthesis process, as temporary expressions which will be substituted by concrete implementations finally. The axioms below describe basic relations about the structure of implementation:

$$\text{Axiom1: } \models I \& I = I.$$

$$\text{Axiom2: } \models I \& J = J \& I.$$

$$\text{Axiom3: } \models (I \& J) \& K = I \& (J \& K).$$

3.4 Construction Logic

3.4.1 Basic Rules

Rule₁ and Rule₂ describe basic structure of the Construction Logic. Rule₁: if implementations I_1 and I_2 satisfy specifications S_1 and S_2 respectively then implementation $I_1 \& I_2$ satisfies specification $S_1 \wedge S_2$. Rule₂: if implementation I_p satisfies specification P and implementation $I_p \& I_1$ satisfies specification Q then implementation I_1 satisfies specification $P \Rightarrow Q$. Rule₃ describes the relation between the General Logic and Construction Logic: if in general logic we can derive Q

from P, ie $\vdash P / \vdash Q$, we take P and Q as specifications and we have implementation I satisfies P then we can derive that I satisfies Q. Rule₄ describe the relation between Implementation Logic and Construction Logic: if implementation I satisfies specification S and in implementation logic we have got implementations I and J are equal then we have J satisfies S. We will directly use the results from GL and IL and omit details about how to get them in GL and IL

Rule ₁ :	Rule ₂ :	Rule ₃ :	Rule ₄ :
$\frac{I_1 \models S_1 \quad I_2 \models S_2}{I_1 \& I_2 \models S_1 \wedge S_2}$	$\frac{I_P \models P \quad I_P \& I_I \models Q}{I_I \models P \Rightarrow Q}$	$\frac{\vdash P / \vdash Q \quad I \models P}{I \models Q}$	$\frac{I \models S \quad \models I = J}{J \models S}$

A special case of Rule₃ is:

$$\frac{\vdash P \Rightarrow Q \quad I \models P}{I \models Q}$$

3.4.2 Auxiliary Means

They are for easy of description of synthesis process. The Rule₅ is for top-down synthesis and inference is often used instead of rule.

- Substitution

If “I” expresses abstract implementation at application level of rule then we have Rule₅

$$\frac{I \models S}{I \models S}$$

- Inference

If C_i is called as premise which is proof, transform or construction ($i \in \{1, 2, \dots, n\}$) and C is called as conclusion which is construction then

1. Rule is inference.

$$2. \text{ If } \begin{array}{c} C_1 \\ C_2 \\ \vdots \\ C_i \\ \vdots \\ C_n \\ \hline C \end{array} \text{ is inference and } \frac{C_{i1} \quad C_{i2}}{C_i} \text{ is rule then } \begin{array}{c} C_1 \\ C_2 \\ \vdots \\ C_{i1} \\ C_{i2} \\ \vdots \\ C_n \\ \hline C \end{array} \text{ is inference.}$$

3.5 Goal, Deriving and Derivation

Goal: a construction, $I \models S$, is called goal if its specification, ‘S’, is to be desired.

Deriving:

1. If conclusion of a inference is goal and all premises of the inference called as known premises are as following: constructions are given axioms in CL, proofs have been proved from GL and

transforms are axioms from IL then the inference is call as deriving of the goal.

2. If conclusion of a inference is goal and its premises are known premises or can be taken as sub-goal for which we have had correspondng derivings then all derivings and the inference together are call deriving of the goal.

Derivation: If a construction, $I \models S$, as goal has had its deriving then the construction is called as derivation and its implementation, 'I', is called as derived implementation.

4 Specification of Mike Gordon's Computer

Mike Gordon's computer is a simple general-purpose computer invented for formal specification and verification. At the target level the computer has a memory, two registers and an idle light. The memory has a 13-bit address space of 16-bit words. The two registers are the 13-bit program counter PC and the 16-bit accumulator ACC. The idle light shows run/idle status. The formal specification of the computer at the target level is assembler language oriented. It describes semantics of the front panel operation and machine instruction set of the computer. For the specification its inputs are 'button', 'switches' and 'knob' and its outputs are 'memory', 'pc', 'acc' and 'idle'. The specification describes the state-transition of 4-tuples: memory, pc, acc and idle from time t_1 to t_2 .

For the specification below types are taken:

Primitive type:

$t_1, t_2 : \text{num}, T, F : \text{bool}, \text{word}_2, \text{word}_3, \text{word}_{13}, \text{word}_{16}, \text{memory}_{13_16}$.

Derived type:

$\text{knob} : \text{num} \rightarrow \text{word}_2$

$\text{pc} : \text{num} \rightarrow \text{word}_{13}$

$\text{switches}, \text{acc} : \text{num} \rightarrow \text{word}_{16}$

$\text{idle}, \text{button} : \text{num} \rightarrow \text{bool}$

$\text{memory} : \text{num} \rightarrow \text{memory}_{13_16}$

$\text{ADD}_{16}, \text{SUB}_{16} : \text{word}_{16} \rightarrow \text{word}_{16} \rightarrow \text{word}_{16}$

$\text{CUT}_{16_13} : \text{word}_{16} \rightarrow \text{word}_{13}$

$\text{INC}_{13} : \text{word}_{13} \rightarrow \text{word}_{13}$

$\text{OPCODE} : \text{word}_{16} \rightarrow \text{word}_3$

$\text{FETCH}_{13} : \text{memory}_{13_16} \rightarrow \text{word}_{13} \rightarrow \text{word}_{16}$

$\text{STORE}_{13} : \text{word}_{13} \rightarrow \text{word}_{16} \rightarrow \text{memory}_{13_16} \rightarrow \text{memory}_{13_16}$

$\text{VAL}_n : \text{word}_n \rightarrow \text{num}$

specification $\stackrel{\text{def}}{=}$

$\forall t_1. \exists t_2.$

$(\text{memory } t_2, \text{pc } t_2, \text{acct}_2, \text{idle } t_2) =$

$(\text{idle } t_1 \Rightarrow$

$(\text{button } t_1 \Rightarrow$

$((\text{VAL}_2(\text{knob } t_1) = 0) \Rightarrow$

$(\text{memory } t_1, \text{CUT}_{16_13}(\text{switches } t_1), \text{acc } t_1, T) \mid$

$((\text{VAL}_2(\text{knob } t_1) = 1) \Rightarrow$

$(\text{memory } t_1, \text{pc } t_1, \text{switches } t_1, T) \mid$

$$\begin{aligned}
& ((\text{VAL}_2(\text{knob } t_1) = 2) \Rightarrow \\
& (\text{STORE}_{13}(\text{pc } t_1)(\text{acc } t_1)(\text{memory } t_1), \text{pct}_1, \text{acc } t_1, \text{T}) \mid \\
& (\text{memory } t_1, \text{pct}_1, \text{acc } t_1, \text{F})) \\
& (\text{memory } t_1, \text{pct}_1, \text{acc } t_1, \text{T})) \mid \\
& (\text{button } t_1 \Rightarrow \\
& (\text{memory } t_1, \text{pct}_1, \text{acc } t_1, \text{T}) \mid \\
& \text{EXECUTE}(\text{memory } t_1, \text{pc } t_1, \text{acc } t_1))) \\
& \wedge \\
& \text{EXECUTE}(\text{memory } t_1, \text{pc } t_1, \text{acc } t_1) = \\
& \text{let op} = \text{VAL}_3(\text{OPCODE}(\text{FETCH}_{13}(\text{memory } t_1)(\text{pc } t_1))) \text{ in} \\
& \text{let addr} = \text{CUT}_{16,13}(\text{FETCH}_{13}(\text{memory } t_1)(\text{pc } t_1)) \text{ in} \\
& ((\text{op} = 0) \Rightarrow (\text{memory } t_1, \text{pc } t_1, \text{acc } t_1, \text{T}) \mid \\
& (\text{op} = 1) \Rightarrow (\text{memory } t_1, \text{addr}, \text{acc } t_1, \text{F}) \mid \\
& (\text{op} = 2) \Rightarrow \\
& ((\text{VAL}_{16} \text{acc } t_1 = 0) \Rightarrow \\
& (\text{memory } t_1, \text{addr}, \text{acc } t_1, \text{F}) \mid \\
& (\text{memory } t_1, \text{INC}_{13}(\text{pc } t_1), \text{acc } t_1, \text{F}) \mid \\
& (\text{op} = 3) \Rightarrow \\
& (\text{memory } t_1, \text{INC}_{13}(\text{pc } t_1), \\
& \text{ADD}_{16}(\text{acc } t_1)(\text{FETCH}_{13}(\text{memory } t_1) \text{addr}), \text{F}) \mid \\
& (\text{op} = 4) \Rightarrow \\
& (\text{memory } t_1, \text{INC}_{13}(\text{pc } t_1), \\
& \text{SUB}_{16}(\text{acc } t_1)(\text{FETCH}_{13}(\text{memory } t_1) \text{addr}), \text{F}) \mid \\
& (\text{op} = 5) \Rightarrow \\
& (\text{memory } t_1, \text{INC}_{13}(\text{pc } t_1), \text{FETCH}_{13}(\text{memory } t_1) \text{addr}, \text{F}) \mid \\
& (\text{op} = 6) \Rightarrow \\
& (\text{STORE}_{13} \text{addr}(\text{acc } t_1)(\text{memory } t_1), \text{INC}_{13}(\text{pc } t_1), \text{acc } t_1, \text{F}) \mid \\
& (\text{memory } t_1, \text{INC}_{13}(\text{pc } t_1), \text{acc } t_1, \text{F}))
\end{aligned}$$

5 Deriving Implementation from Specification

Starting point of the derivation is goal:

$\text{COMPUTER}(\text{button}, \text{knob}, \text{switches}, \text{memory}, \text{pc}, \text{acc}, \text{idle}) \models \text{specification}$

5.1 Refinement of Specification

We use ‘ $\vdash \text{imply_and_form} / \vdash \text{specification}$ ’ to refine the specification then by Rule₃ our goal will become ‘ $\text{COMPUTER} \models \text{imply_and_form}$ ’. The *imply_and_form* is as following:

$$\begin{aligned}
& \text{imply_and_form} = \text{path}_1 \wedge \text{path}_2 \wedge \dots \wedge \text{path}_{15} \\
& \text{path}_1 = \text{idle } t_{11} \wedge \neg \text{button } t_{11} \Rightarrow \\
& \quad (\text{memory } t_{21} = \text{memory } t_{11} \wedge \text{pc } t_{21} = \text{pc } t_{11} \wedge \text{acc } t_{21} = \text{acc } t_{11} \wedge \text{idle } t_{21} = \text{T}) \\
& \text{path}_2 = \text{idle } t_{12} \wedge \text{button } t_{12} \wedge \text{VAL}_2(\text{knob } t_{12}) = 0 \Rightarrow \\
& \quad (\text{memory } t_{22} = \text{memory } t_{12} \wedge \text{pc } t_{22} = \text{CUT}_{16,13}(\text{switches } t_{12}) \wedge \text{acc } t_{22} = \text{acc } t_{12} \wedge \\
& \quad \text{idle } t_{22} = \text{T}) \\
& \text{path}_3 = \text{idle } t_{13} \wedge \text{button } t_{13} \wedge \text{VAL}_2(\text{knob } t_{13}) = 1 \Rightarrow \\
& \quad (\text{memory } t_{23} = \text{memory } t_{13} \wedge \text{pc } t_{23} = \text{pc } t_{13} \wedge \text{acc } t_{23} = \text{switches } t_{13} \wedge \text{idle } t_{23} = \text{T})
\end{aligned}$$

$\text{path}_4 = \text{idle } t_{14} \wedge \text{button } t_{14} \wedge \text{VAL}_2 (\text{knob } t_{14}) = 2 \Rightarrow$
 $(\text{memory } t_{24} = \text{STORE}_{13} (\text{pc } t_{14}) (\text{acc } t_1) (\text{memory } t_{14}) \wedge \text{pc } t_{24} = \text{pc } t_{14} \wedge$
 $\text{acc } t_{24} = \text{acc } t_{14} \wedge \text{idle } t_{24} = \text{T})$
 $\text{path}_5 = \text{idle } t_{15} \wedge \text{button } t_{15} \wedge \text{VAL}_2 (\text{knob } t_{15}) = 3 \Rightarrow$
 $(\text{memory } t_{25} = \text{memory } t_{15} \wedge \text{pc } t_{25} = \text{pc } t_{15} \wedge \text{acc } t_{25} = \text{acc } t_{15} \wedge \text{idle } t_{25} = \text{F})$
 $\text{path}_6 = \neg \text{idle } t_{16} \wedge \text{button } t_{16} \Rightarrow$
 $(\text{memory } t_{26} = \text{memory } t_{16} \wedge \text{pc } t_{26} = \text{pc } t_{16} \wedge \text{acc } t_{26} = \text{acc } t_{16} \wedge \text{idle } t_{26} = \text{T})$
 $\text{path}_7 = \neg \text{idle } t_{17} \wedge \neg \text{button } t_{17} \wedge \text{op}_7 = 0 \Rightarrow$
 $(\text{memory } t_{27} = \text{memory } t_{17} \wedge \text{pc } t_{27} = \text{pc } t_{17} \wedge \text{acc } t_{27} = \text{acc } t_{17} \wedge \text{idle } t_{27} = \text{T})$
 $\text{path}_8 = \neg \text{idle } t_{18} \wedge \neg \text{button } t_{18} \wedge \text{op}_8 = 1 \Rightarrow$
 $(\text{memory } t_{28} = \text{memory } t_{18} \wedge \text{pc } t_{28} = \text{addr}_8 \wedge \text{acc } t_{28} = \text{acc } t_{18} \wedge \text{idle } t_{28} = \text{F})$
 $\text{path}_9 = \neg \text{idle } t_{19} \wedge \neg \text{button } t_{19} \wedge \text{op}_9 = 2 \wedge \text{VAL}_{16} (\text{acc } t_{19}) = 0 \Rightarrow$
 $(\text{memory } t_{29} = \text{memory } t_{19} \wedge \text{pc } t_{29} = \text{addr}_9 \wedge \text{acc } t_{29} = \text{acc } t_{19} \wedge \text{idle } t_{29} = \text{F})$
 $\text{path}_{10} = \neg \text{idle } t_{110} \wedge \neg \text{button } t_{110} \wedge \text{op}_{10} = 2 \wedge \text{VAL}_{16} (\text{acc } t_{110}) \neq 0 \Rightarrow$
 $(\text{memory } t_{210} = \text{memory } t_{110} \wedge \text{pc } t_{210} = \text{INC}_{13} (\text{pc } t_{110}) \wedge \text{acc } t_{210} = \text{acc } t_{110} \wedge \text{idle } t_{210} = \text{F})$
 $\text{path}_{11} = \neg \text{idle } t_{111} \wedge \neg \text{button } t_{111} \wedge \text{op}_{11} = 3 \Rightarrow$
 $(\text{memory } t_{211} = \text{memory } t_{111} \wedge \text{pc } t_{211} = \text{INC}_{13} (\text{pc } t_{111}) \wedge$
 $\text{acc } t_{211} = \text{ADD}_{16} (\text{acc } t_{111}) (\text{FETCH}_{13} (\text{memory } t_{111}) \text{addr}_{11}) \wedge \text{idle } t_{211} = \text{F})$
 $\text{path}_{12} = \neg \text{idle } t_{112} \wedge \neg \text{button } t_{112} \wedge \text{op}_{12} = 4 \Rightarrow$
 $(\text{memory } t_{212} = \text{memory } t_{112} \wedge \text{pc } t_{212} = \text{INC}_{13} (\text{pc } t_{112}) \wedge$
 $\text{acc } t_{212} = \text{SUB}_{16} (\text{acc } t_{112}) (\text{FETCH}_{13} (\text{memory } t_{112}) \text{addr}_{12}) \wedge \text{idle } t_{212} = \text{F})$
 $\text{path}_{13} = \neg \text{idle } t_{113} \wedge \neg \text{button } t_{113} \wedge \text{op}_{13} = 5 \Rightarrow$
 $(\text{memory } t_{213} = \text{memory } t_{113} \wedge \text{pc } t_{213} = \text{INC}_{13} (\text{pc } t_{113}) \wedge$
 $\text{acc } t_{213} = \text{FETCH}_{13} (\text{memory } t_{113}) \text{addr}_{13} \wedge \text{idle } t_{213} = \text{F})$
 $\text{path}_{14} = \neg \text{idle } t_{114} \wedge \neg \text{button } t_{114} \wedge \text{op}_{14} = 6 \Rightarrow$
 $(\text{memory } t_{214} = \text{STORE}_{13} \text{addr}_{14} (\text{acc } t_{114}) (\text{memory } t_{114}) \wedge \text{pc } t_{214} = \text{INC}_{13} (\text{pc } t_{114}) \wedge$
 $\text{acc } t_{214} = \text{acc } t_{14} \wedge \text{idle } t_{214} = \text{F})$
 $\text{path}_{15} = \neg \text{idle } t_{115} \wedge \neg \text{button } t_{115} \wedge \text{op}_{15} = 7 \Rightarrow$
 $(\text{memory } t_{215} = \text{memory } t_{115} \wedge \text{pc } t_{215} = \text{INC}_{13} (\text{pc } t_{115}) \wedge \text{acc } t_{215} = \text{acc } t_{115} \wedge \text{idle } t_{215} = \text{F})$

Here t_{1i} is an arbitrary constant. t_{2i} is a function of t_{1i} . $i \in \{1, 2, \dots, 15\}$
 $\text{op}_j = \text{VAL}_3 (\text{OPCODE} (\text{FETCH}_{13} (\text{memory } t_{1j}) (\text{pc } t_{1j}))) \quad j \in \{7, 8, \dots, 15\}$
 $\text{addr}_k = \text{CUT}_{16.13} (\text{FETCH}_{13} (\text{memory } t_{1k}) (\text{pc } t_{1k})) \quad k \in \{8, 9, 11, 12, 13, 14\}$

Our task has now been reduced to proving:

$\text{IMP}_i \models \text{path}_i \quad (i \in \{1, 2, \dots, 15\}) \quad (\text{COMPUTER} = \text{IMP}_1 \& \text{IMP}_2 \& \dots \& \text{IMP}_{15}).$

We will give some details through the derivation of path_2 for understanding derivation process and then will give general analysis through the describing main steps of the derivation of path_{12} . In next section let us first give some axioms which describe basic devices at rtl of implementation.

5.2 Relative Axioms and Theorems

For succinctness of description we suppose that only at the first appearance of a device we give its ports and omit the ports in following derivation if they are same. For deriving data part below additional types and axioms are given to describe basic devices used for data part at rtl:

Primitive types: $\text{FLOAT}_{16} : \text{tri_word}_n$

Derived type:

$i_{g1}, o_{r1}, a : \text{num} \rightarrow \text{word}_{13}$
 $i_{g2}, o_b, i_{r1}, i_{r2}, o_{r2}, i_f, o_f, d, i_{a1}, i_{a2}, o_a : \text{num} \rightarrow \text{word}_{16}$
 $c_{g1}, c_{g2}, c_{r1}, c_{r2}, r, w, inc, add, sub : \text{num} \rightarrow \text{bool}$
 $o_{g1}, o_{g2}, i_{bj}, o_m : \text{num} \rightarrow \text{tri_word}_{16} \quad j \in \{1, 2, \dots, n\}$
 $\text{PAD}_{13_16} : \text{word}_{13} \rightarrow \text{word}_{16}$
 $\text{MK_TRI}_{16} : \text{word}_{16} \rightarrow \text{tri_word}_{16}$
 $\text{DEST_TRI}_{16} : \text{tri_word}_{16} \rightarrow \text{word}_{16}$
 $\cup_{16} : \text{tri_word}_{16} \rightarrow \text{tri_word}_{16} \rightarrow \text{tri_word}_{16}$

We have axioms for DEST_TRI , MK_TRI and \cup_n :

$\vdash \forall w : \text{word}_n. \text{DEST_TRI}_n (\text{MK_TRI}_n w) = w$
 $\vdash \forall w : \text{tri_word}_n. (\text{FLOAT}_n \cup_n w = w) \wedge (w \cup_n \text{FLOT}_n = w)$

Axioms:

$G_{13} (i_{g1}, c_{g1}, o_{g1}) \models \forall t. o_{g1} t = (c_{g1} t \Rightarrow \text{MK_TRI}_{16} (\text{PAD}_{13_16} (i_{g1} t)) \mid \text{FLOAT}_{16})$
 $G_{16} (i_{g2}, c_{g2}, o_{g2}) \models \forall t. o_{g2} t = (c_{g2} t \Rightarrow \text{MK_TRI}_{16} (i_{g2} t) \mid \text{FLOAT}_{16})$
 $\text{BUS} (i_{b1}, i_{b2}, \dots, i_{bn}, o_b) \models$
 $\quad \forall t. o_b t = \text{DEST_TRI}_{16} (i_{b1} t \cup_{16} i_{b2} t \cup_{16} \dots \cup_{16} i_{bn} t)$
 $\text{REG}_{13} (i_{r1}, c_{r1}, o_{r1}) \models \forall t. o_{r1} (t + 1) = (c_{r1} t \Rightarrow \text{CUT}_{16_13} (i_{r1} t) \mid o_{r1} t)$
 $\text{REG}_{16} (i_{r2}, c_{r2}, o_{r2}) \models \forall t. o_{r2} (t + 1) = (c_{r2} t \Rightarrow i_{r2} t \mid o_{r2} t)$
 $\text{BUF} (i_f, o_f) \models \forall t. o_f (t + 1) = i_f t$
 $\text{MEM} (\text{memory}, a, d, r, w, o_m) \models$
 $\quad \forall t. (o_m t = (r t \Rightarrow \text{MK_TRI}_{16} (\text{FETCH}_{13} (\text{memory} t) (a t)) \mid \text{FLOAT}_{16})) \wedge$
 $\quad (\text{memory} (t + 1) = (w t \Rightarrow \text{STORE}_{13} (a t) (d t) (\text{memory} t) \mid \text{memory} t))$
 $\text{ALU} (i_{a1}, i_{a2}, inc, add, sub, o_a) \models$
 $\quad \forall t. o_a t = (inc t \Rightarrow \text{INC}_{16} i_{a2} t \mid (add t \Rightarrow \text{ADD}_{16} (i_{a1} t) (i_{a2} t) \mid$
 $\quad (sub t \Rightarrow \text{SUB}_{16} (i_{a1} t) (i_{a2} t) \mid i_{a2} t)))$

Theorem₁ : (the types of the variables in the theorem will be determined in context of applications)

$\text{IMP}_r \models r t$
 $\text{IMP}_w \models w t$
 $\text{GATE} (i_g, r, o_g) \models \forall t. r t \Rightarrow (o_g t = f (i_g t))$
 $\text{BUS} (\dots, o_g, \dots, o_b) \models \forall t. o_b t = g (\dots \cup o_g t \cup \dots)$
 $\text{REG} (o_b, w, o_r) \models \forall t. w t \Rightarrow (o_r (t + 1) = h (o_b t))$
 $\hline \text{IMP}_r \& \text{IMP}_w \& \text{GATE} \& \text{BUS} \& \text{REG} \models o_r (t + 1) = h g f (i_g t)$

Below additional types and axioms are for control part at rtl:

Primitive types:

$\text{control}_i : \text{word}_{16}$
 $n_i : \text{word}_3$
 $tf : \text{bool}$
 $\text{address}_i, \text{address}_a, \text{address}_b, q : \text{word}_5$

Derived types:

$\text{addrs}_i, \text{addrs}_{ad}, \text{addrs}_s, \text{addrs}_a, \text{addrs}_b, \text{nextaddrs} : \text{num} \rightarrow \text{word}_5$
 $\text{control} : \text{num} \rightarrow \text{word}_{16}$
 $\text{condition}, \text{code}_j : \text{num} \rightarrow \text{bool} \quad j \in \{1, 2, \dots, m\}$
 $\text{test} : \text{num} \rightarrow \text{word}_3$
 $f_{br} : (\text{bool} * \text{bool} * \text{word}_5 * \text{word}_5) \rightarrow \text{word}_5$

$\text{WORD}_n : \text{num} \rightarrow \text{word}_n$

We have axiom for the WORD_n and VAL_n :

$\vdash \forall w : \text{word}_n. \text{WORD}_n(\text{VAL}_n w) = w$

Axioms: (Note: constant ' $\text{address}_i, \text{control}_i, n_i, \text{address}_a, \text{address}_b, tf, f_{br}$ ' will be established in derivation process.)

INSTRUCTION ($\text{addrs}_i, \text{control}, \text{test}, \text{addrs}_a, \text{addrs}_b$)
 $\models \text{instruction}_0(\text{addrs}_i, \text{control}, \text{test}, \text{addrs}_a, \text{addrs}_b) \wedge$
 $\text{instruction}_1(\text{addrs}_i, \text{control}, \text{test}, \text{addrs}_a, \text{addrs}_b) \wedge$
 \dots
 $\text{instruction}_n(\text{addrs}_i, \text{control}, \text{test}, \text{addrs}_a, \text{addrs}_b)$
 $\vdash_{def} \text{instruction}_i(\text{addrs}_i, \text{control}, \text{test}, \text{addrs}_a, \text{addrs}_b) =$
 $\forall t. (\text{addrs}_i t = \text{address}_i \Rightarrow$
 $\text{control } t = \text{control}_i \wedge \text{test } t = n_i \wedge \text{addrs}_a t = \text{address}_a \wedge \text{addrs}_b t = \text{address}_b)$
 DECODE ($\text{control}, \text{code}_1, \text{code}_2, \dots, \text{code}_m$)
 $\models \text{decode}_0(\text{control}, \text{code}_1, \text{code}_2, \dots, \text{code}_m) \wedge$
 $\text{decode}_1(\text{control}, \text{code}_1, \text{code}_2, \dots, \text{code}_m) \wedge$
 \dots
 $\text{decode}_n(\text{control}, \text{code}_1, \text{code}_2, \dots, \text{code}_m)$
 $\vdash_{def} \text{decode}_i(\text{control}, \text{code}_1, \text{code}_2, \dots, \text{code}_m) =$
 $\forall t. (\text{control } t = \text{control}_i \Rightarrow$
 $\text{code}_1 t = tf \wedge \text{code}_2 t = tf \wedge \dots \wedge \text{code}_m t = tf) \quad i \in \{0, 1, \dots, n\}$
 BRANCH ($\text{test}, \text{condition}, \text{addrs}_a, \text{addrs}_b, \text{nextaddrs}$)
 $\models \forall t. \text{nextaddrs } t = f_{br}((\text{test } t), (\text{condition } t), (\text{addrs}_a t), (\text{addrs}_b t))$
 ADDRS ($\text{nextaddrs}, \text{addrs}_{ad}$) $\models \forall t. \text{addrs}_{ad} (t + 1) = \text{nextaddrs } t$
 HAND $\models \forall t. \text{condition } t$
 START $\models \forall t. \text{addrs}_s t = \text{address}_0$

Note: HAND is a special device which express operation by our hand for button, knob and switch. START is too a special device: electric stimulation which, as 'first push', start the running of the microprogram of the computer.

5.3 Deriving Path₂ as Example

5.3.1 Deriving Data Part

$\text{IMP}_{2_c} \models \text{idle } t_{12} \wedge \text{button } t_{12} \wedge \text{VAL}_2(\text{knob } t_{12}) = 0$
 $\text{IMP}_{2_c} \ \& \ \text{IMP}_2$
 $\models \text{memory } t_{22} = \text{memory } t_{12} \wedge \text{pc } t_{22} = \text{CUT}_{16_13}(\text{switches } t_{12}) \wedge \text{acc } t_{22} = \text{acc } t_{12} \wedge \text{idle } t_{22} = T$

 $\text{IMP}_2 \models \text{path}_2$

 $\text{IMP}_{2_m} \models \text{memory } t_{22} = \text{memory } t_{12}$
 $\text{IMP}_{2_p} \models \text{pc } t_{22} = \text{CUT}_{16_13}(\text{switches } t_{12})$
 $\text{IMP}_{2_a} \models \text{acc } t_{22} = \text{acc } t_{12}$
 $\text{IMP}_{2_i} \models \text{idle } t_{22} = T$

 $\text{IMP}_{2_c} \ \& \ \text{IMP}_2$
 $\models \text{memory } t_{22} = \text{memory } t_{12} \wedge \text{pc } t_{22} = \text{CUT}_{16_13}(\text{switches } t_{12}) \wedge \text{acc } t_{22} = \text{acc } t_{12} \wedge \text{idle } t_{22} = T$

$$\begin{array}{l}
IMP_{\neg write} \models \neg write\ t_{12} \wedge \neg write\ (t_{12} + 1) \wedge \dots \wedge \neg write\ (t_{22} - 1) \\
MEM\ (memory, a, d, read, write, o) \models \forall t. \neg write\ t \Rightarrow memory\ (t + 1) = memory\ t \\
\hline
IMP_{\neg write} \& MEM \models memory\ t_{22} = memory\ t_{12}
\end{array}$$

Here we introduce a special device ‘HAND_{sw}’ which keeps the value of switch same from time t_{12} to $t_{22} - 1$. Intuitively the device is just our hand.

$$\begin{array}{l}
HAND_{sw} \models switches\ (t_{22} - 1) = switches\ t_{12} \\
IMP_{rsw} \models rsw\ (t_{22} - 1) \\
IMP_{wpc} \models wpc\ (t_{22} - 1) \\
GATE_{sw}\ (switches, rsw, o_g) \models \forall t. rsw\ t \Rightarrow (o_g\ t = MK_TRI_{16}\ (switches\ t)) \\
BUS\ (\dots, o_g, \dots, o_b) \models \forall t. o_b\ t = DEST_TRI_{16}\ (\dots \cup_{16}\ o_g\ t \cup_{16}\ \dots) \\
REG_{pc}\ (o_b, wpc, pc) \models \forall t. wpc\ t \Rightarrow (pc\ (t + 1) = CUT_{16,13}\ (o_b\ t)) \\
\hline
HAND_{sw} \& IMP_{rsw} \& IMP_{wpc} \& GATE_{sw} \& BUS \& REG_{pc} \models pc\ t_{22} = CUT_{16,13}(switches\ t_{12})
\end{array}$$

$$\begin{array}{l}
IMP_{\neg wacc} \models \neg wacc\ t_{12} \wedge \neg wacc\ (t_{12} + 1) \wedge \dots \wedge \neg wacc\ (t_{22} - 1) \\
REG_{acc}\ (i_{acc}, wacc, acc) \models \forall t. \neg wacc\ t \Rightarrow acc\ (t + 1) = acc\ t \\
\hline
IMP_{\neg wacc} \& REG_{acc} \models acc\ t_{22} = acc\ t_{12}
\end{array}$$

$$\begin{array}{l}
IMP_{\neg write} \& MEM \models memory\ t_{22} = memory\ t_{12} \\
HAND_{sw} \& IMP_{rsw} \& IMP_{wpc} \& GATE_{sw} \& BUS \& REG_{pc} \\
\quad \models pc\ t_{22} = CUT_{16,13}(switches\ (t_{22} - 1)) \\
IMP_{\neg wacc} \& REG_{acc} \models acc\ t_{22} = acc\ t_{12} \\
IMP_{2-i} \models idle\ t_{22} = T \\
\hline
IMP_{\neg write} \& MEM \& HAND_{sw} \& IMP_{rsw} \& IMP_{wpc} \& GATE_{sw} \& BUS \& REG_{pc} \& IMP_{\neg wacc} \& \\
REG_{acc} \& IMP_{2-i} \\
\quad \models memory\ t_{22} = memory\ t_{12} \wedge pc\ t_{22} = CUT_{16-13}\ t_{12} \wedge acc\ t_{22} = acc\ t_{12} \wedge idel\ t_{22} = T
\end{array}$$

We have derived the implementation of the data part for path₂:

$$\begin{array}{l}
HAND_{sw} \& MEM\ (memory, a, d, read, write, o) \& GATE_{sw}\ (switches, rsw, o_g) \& \\
BUS\ (\dots, o_g, \dots, o_b) \& REG_{pc}\ (o_b, wpc, pc) \& REG_{acc}\ (i_{acc}, wacc, acc).
\end{array}$$

Remain abstract implementations, IMP_{2-c} , $IMP_{\neg write}$, $IMP_{\neg acc}$, IMP_{rsw} , IMP_{wpc} and IMP_{2-i} , will be derived in control part.

5.3.2 Deriving Control Part

In below derivation the implementations, ‘INSTRUCTION, DECODE and BRANCH’, will be constructed step by step following the derivation process so they will be variables until whole implementation of the computer is derived.

$$\begin{array}{l}
START \models addr_s\ t_{12} = address_0 \\
INSTRUCTION_{c_0}\ (addr_s, control, test, addr_a, addr_b) \\
\quad \models addr_s\ t_{12} = address_0 \Rightarrow control\ t_{12} = control_0 \\
DECODE_0\ (control, idel, write, wacc,) \\
\quad \models control\ t_{12} = control_0 \Rightarrow idle\ t_{12} = T \wedge write\ t_{12} = F \wedge wacc\ t_{12} = F \\
\hline
START \& INSTRUCTION_{c_0} \& DECODE_0 \\
\quad \models idle\ t_{12} = T \wedge write\ t_{12} = F \wedge wacc\ t_{12} = F
\end{array}$$

$$\begin{array}{l}
\text{START} \models \text{addr}_s t_{12} = \text{address}_0 \\
\text{INSTRUCTION}_{a0} (\text{addr}_s, \text{control}, \text{test}, \text{addr}_s a, \text{addr}_s b) \\
\models \text{addr}_s t_{12} = \text{address}_0 \Rightarrow \text{VAL}_3 (\text{test } t_{12}) = 1 \wedge \text{addr}_s b \ t_{12} = \text{address}_1 \\
\text{HAND}_{\text{button}} \models \text{button } t_{12} \\
\text{BRANCH}_0 (\text{test}, \text{button}, \text{addr}_s b, \text{nextaddr}_s) \\
\models \text{VAL}_3 (\text{test } t_{12}) = 1 \wedge \text{button } t_{12} \Rightarrow \text{nextaddr}_s t_{12} = \text{addr}_s b \ t_{12} \\
\text{ADDRS} (\text{nextaddr}_s, \text{addr}_s) \models \text{addr}_s (t_{12} + 1) = \text{nextaddr}_s t_{12} \\
\hline
\text{START} \& \text{HAND}_{\text{button}} \& \text{INSTRUCTION}_{a0} \& \text{BRANCH}_0 \& \text{ADDRS} \models \text{addr}_s (t_{12} + 1) = \text{address}_1 \\
\text{INSTRUCTION}_{c1} \models \text{addr}_s (t_{12} + 1) = \text{address}_1 \Rightarrow \text{control } (t_{12} + 1) = \text{control}_1 \\
\text{DECODE}_1 (\text{control}, \text{write}, \text{wacc}) (\text{control}, \text{write}, \text{wacc}) \\
\models \text{control } (t_{12} + 1) = \text{control}_1 \Rightarrow \text{write } (t_{12} + 1) = \text{F} \wedge \text{wacc } (t_{12} + 1) = \text{F} \\
\hline
\text{START} \& \text{HAND}_{\text{button}} \& \text{INSTRUCTION}_{a0} \& \text{BRANCH}_0 \& \text{ADDRS} \& \text{INSTRUCTION}_{c1} \& \\
\text{DECODE}_1 \models \text{write } (t_{12} + 1) = \text{F} \wedge \text{wacc } (t_{12} + 1) = \text{F} \\
\hline
\text{START} \& \text{HAND}_{\text{button}} \& \text{INSTRUCTION}_{a0} \& \text{BRANCH}_0 \& \text{ADDRS} \models \text{addr}_s (t_{12} + 1) = \text{address}_1 \\
\text{INSTRUCTION}_{a1} (\text{addr}_s, \text{control}, \text{test}, \text{addr}_s a, \text{addr}_s b) \\
\models \text{address } (t_{12} + 1) = \text{address}_1 \Rightarrow \text{VAL}_3 (\text{test } (t_{12} + 1)) = 3 \wedge \text{addr}_s a \ (t_{12} + 1) = \text{address}_2 \\
\text{HAND}_{\text{kno}} \models \text{VAL}_2 (\text{kno} \ t_{12}) = 0 \wedge \text{kno} \ t_{12} = \text{kno} \ (t_{12} + 1) \\
\text{BRANCH}_1 (\text{test}, \text{kno}, \text{addr}_s a, \text{nextaddr}_s) \\
\models \text{nextaddr}_s (t_{12} + 1) = (\text{VAL}_3 (\text{test } (t_{12} + 1)) = 3 \\
\Rightarrow \text{WORD}_5 (\text{VAL}_2 (\text{kno} \ (t_{12} + 1)) + \text{VAL}_5 (\text{addr}_s a \ (t_{12} + 1)))) \\
\text{ADDRS} \models \text{addr}_s (t_{12} + 2) = \text{nextaddr}_s (t_{12} + 1) \\
\hline
\text{START} \& \text{HAND}_{\text{button}} \& \text{INSTRUCTION}_{a0} \& \text{BRANCH}_0 \& \text{ADDRS} \& \text{INSTRUCTION}_{a1} \& \\
\text{HAND}_{\text{kno}} \& \text{BRANCH}_1 \models \text{addr}_s (t_{12} + 2) = \text{address}_2 \\
\text{START} \& \text{HAND}_{\text{button}} \& \text{INSTRUCTION}_{a0} \& \text{BRANCH}_0 \& \text{ADDRS} \& \text{INSTRUCTION}_{a1} \& \\
\text{HAND}_{\text{kno}} \& \text{BRANCH}_1 \models \text{addr}_s (t_{12} + 2) = \text{address}_2 \\
\text{INSTRUCTION}_{c2} \models \text{address } (t_{12} + 2) = \text{address}_2 \Rightarrow \text{control } (t_{12} + 2) = \text{control}_2 \\
\text{DECODE}_2 (\text{control}, \text{write}, \text{wacc}, \text{rs}, \text{wpc}) \\
\models \text{control } (t_{12} + 2) = \text{control}_2 \Rightarrow \\
\text{rs} \ (t_{12} + 2) = \text{T} \wedge \text{wpc} \ (t_{12} + 2) = \text{T} \wedge \text{write } (t_{12} + 2) = \text{F} \wedge \text{wacc } (t_{12} + 2) = \text{F} \\
\hline
\text{START} \& \text{HAND}_{\text{button}} \& \text{INSTRUCTION}_{a0} \& \text{BRANCH}_0 \& \text{ADDRS} \& \text{INSTRUCTION}_{a1} \& \\
\text{HAND}_{\text{kno}} \& \text{BRANCH}_1 \& \text{INSTRUCTION}_{c2} \& \text{DECODE}_2 \\
\models \text{rs} \ (t_{12} + 2) = \text{T} \wedge \text{wpc} \ (t_{12} + 2) = \text{T} \wedge \text{write } (t_{12} + 2) = \text{F} \wedge \text{wacc } (t_{12} + 2) = \text{F} \\
\hline
\text{START} \& \text{HAND}_{\text{button}} \& \text{INSTRUCTION}_{a0} \& \text{BRANCH}_0 \& \text{ADDRS} \& \text{INSTRUCTION}_{a1} \& \\
\text{HAND}_{\text{kno}} \& \text{BRANCH}_1 \models \text{addr}_s (t_{12} + 2) = \text{address}_2 \\
\text{INSTRUCTION}_{a2} \\
\models \text{address } (t_{12} + 2) = \text{address}_2 \Rightarrow \text{VAL}_3 (\text{test } (t_{12} + 2)) = 0 \wedge \text{addr}_s a \ (t_{12} + 2) = \text{address}_0 \\
\text{BRANCH}_2 (\text{test}, \text{addr}_s a, \text{nextaddr}_s) \\
\models \text{VAL}_3 (\text{test } (t_{12} + 2)) = 5 \Rightarrow \text{nextaddr}_s (t_{12} + 2) = \text{addr}_s a \ (t_{12} + 2) \\
\text{ADDRS} \models \text{address } (t_{12} + 3) = \text{nextaddr}_s (t_{12} + 2) \\
\hline
\text{START} \& \text{HAND}_{\text{button}} \& \text{INSTRUCTION}_{a0} \& \text{BRANCH}_0 \& \text{ADDRS} \& \text{INSTRUCTION}_{a1} \& \\
\text{HAND}_{\text{kno}} \& \text{BRANCH}_1 \& \text{INSTRUCTION}_{a2} \& \text{BRANCH}_2 \models \text{address } (t_{12} + 3) = \text{address}_0
\end{array}$$

$$\begin{array}{l} \text{START} \& \text{HAND}_{\text{button}} \& \text{INSTRUCTION}_{a0} \& \text{BRANCH}_0 \& \text{ADDRS} \& \text{INSTRUCTION}_{a1} \& \\ \text{HAND}_{\text{knob}} \& \text{BRANCH}_1 \& \text{INSTRUCTION}_{a2} \& \text{BRANCH}_2 \models \text{address}(t_{12} + 3) = \text{address}_0 \\ \text{INSTRUCTION}_{c0} \models \text{address}(t_{12} + 3) = \text{address}_0 \Rightarrow \text{control}(t_{12} + 3) = \text{control}_0 \\ \text{DECODE}_0 \models \text{control}(t_{12} + 3) = \text{control}_0 \Rightarrow \text{idle}(t_{12} + 3) = \text{T} \end{array}$$

$$\begin{array}{l} \text{START} \& \text{HAND}_{\text{button}} \& \text{INSTRUCTION}_{a0} \& \text{BRANCH}_0 \& \text{ADDRS} \& \text{INSTRUCTION}_{a1} \& \\ \text{HAND}_{\text{knob}} \& \text{BRANCH}_1 \& \text{INSTRUCTION}_{a2} \& \text{BRANCH}_2 \& \text{INSTRUCTION}_{c0} \& \\ \text{DECODE}_0 \models \text{idle}(t_{12} + 3) = \text{T} \end{array}$$

Using $\vdash \forall P. (P = \text{T} \Leftrightarrow P) \wedge (P = \text{F} \Leftrightarrow \neg P)$ and defining

$$\models_{\text{def}} \text{INSTRUCTION}_{1,2,3} = \text{INSTRUCTION}_{a0} \& \text{INSTRUCTION}_{c0} \& \text{INSTRUCTION}_{a1} \& \text{INSTRUCTION}_{c1} \& \text{INSTRUCTION}_{a2} \& \text{INSTRUCTION}_{c2}$$

$$\models_{\text{def}} \text{BRANCH}_{0,1,2} = \text{BRANCH}_0 \& \text{BRANCH}_1 \& \text{BRANCH}_2$$

$$\models_{\text{def}} \text{DECODE}_{0,1,2} = \text{DECODE}_0 \& \text{DECODE}_1 \& \text{DECODE}_2$$

we get:

$$\begin{array}{l} \text{START} \& \text{HAND}_{\text{button}} \& \text{HAND}_{\text{knob}} \& \text{INSTRUCTION}_{c0} \& \text{DECODE}_0 \\ \models \text{idle } t_{12} \wedge \text{button } t_{12} \wedge \text{VAL}_2(\text{knob } t_{12}) = 0 \\ \text{START} \& \text{HAND}_{\text{button}} \& \text{HAND}_{\text{knob}} \& \text{INSTRUCTION}_{c0} \& \text{DECODE}_0 \& \\ \text{ADDRS} \& \text{INSTRUCTION}_{0,1,2} \& \text{BRANCH}_{0,1,2} \& \text{DECODE}_{0,1,2} \\ \models \neg \text{write } t_{12} \wedge \neg \text{wacc } t_{12} \wedge \\ \neg \text{write } (t_{12} + 1) \wedge \neg \text{wacc } (t_{12} + 1) \wedge \\ \text{rsw } (t_{12} + 2) \wedge \text{wpc } (t_{12} + 2) \wedge \neg \text{write } (t_{12} + 2) \wedge \neg \text{wacc } (t_{12} + 2) \wedge \\ \text{idle } (t_{12} + 3) \end{array}$$

5.3.3 Deriving Path₂

Let $\vdash_{\text{def}} t_{22} = t_{12} + 3$ then we get:

$$\begin{array}{l} \text{START} \& \text{HAND}_{\text{button}} \& \text{HAND}_{\text{knob}} \& \text{INSTRUCTION}_{c0} \& \text{DECODE}_0 \\ \models \text{idle } t_{12} \wedge \text{button } t_{12} \wedge \text{VAL}_2(\text{knob } t_{12}) = 0 \\ \text{START} \& \text{HAND}_{\text{button}} \& \text{HAND}_{\text{knob}} \& \text{INSTRUCTION}_{c0} \& \text{DECODE}_0 \& \\ \text{INSTRUCTION}_{0,1,2} \& \text{BRANCH}_{0,1,2} \& \text{DECODE}_{0,1,2} \& \text{ADDRS} \& \\ \text{HAND}_{\text{sw}} \& \text{GATE}_{\text{sw}} \& \text{BUS} \& \text{REG}_{\text{pc}} \& \text{REG}_{\text{acc}} \& \text{MEM} \\ \models \text{memory } t_{22} = \text{memory } t_{12} \wedge \text{pc } t_{22} = \text{CUT}_{16,13}(\text{swatches } t_{12}) \wedge \text{acc } t_{22} = \text{acc } t_{12} \wedge \text{idle } t_{22} = \text{T} \end{array}$$

$$\text{INSTRUCTION}_{0,1,2} \& \text{BRANCH}_{0,1,2} \& \text{DECODE}_{0,1,2} \& \text{ADDRS} \& \text{HAND}_{\text{sw}} \& \text{GATE}_{\text{sw}} \& \text{BUS} \& \text{REG}_{\text{pc}} \& \text{REG}_{\text{acc}} \& \text{MEM} \models \text{path}_2$$

Finally let us give detail description with details about ports for our result:

$$\begin{array}{l} \text{INSTRUCTION}_{0,1,2}(\text{addrs}, \text{control}, \text{test}, \text{addrs}_a, \text{addrs}_b) \& \\ \text{DECODE}_{0,1,2}(\text{control}, \dots, \text{idle}, \text{write}, \text{wacc}, \text{rsw}, \text{wpc}, \dots) \& \\ \text{BRANCH}_{0,1,2}(\text{test}, \text{buton}, \text{knob}, \text{addrs}_a, \text{addrs}_b, \text{nextaddrs}) \& \\ \text{ADDRS}(\text{nextaddrs}, \text{addrs}) \& \\ \text{HAND}_{\text{sw}} \& \\ \text{GATE}_{\text{sw}}(\text{switches}, \text{rsw}, o_g) \& \\ \text{BUS}(\dots, o_g, \dots, o_b) \& \\ \text{REG}_{\text{pc}}(o_b, \text{wpc}, \text{pc}) \& \\ \text{REG}_{\text{acc}}(i_{\text{acc}}, \text{wacc}, \text{acc}) \& \\ \text{MEM}(\text{memory}, a, d, \text{read}, \text{write}, o) \\ \models \text{path}_2 \end{array}$$

5.4 General Analysis of Derivation

It is not possible in a short paper to give all details about the derivation of whole computer. We will analyse, however, through describing the main steps in the derivation of path_{12} to give general picture to understand whole derivation of the computer.

5.4.1 Deriving Data Part

For deriving data part main work is to compose basic device along data flow.

• Introducing Register and Gate

Device is delivery of signal (data) flow. Signal is usually delivered through a series of devices. For bus-based signal delivery the basic structure of implementation is 'output→bus→input', eg the Theorem₁ describes signal flow 'gate→bus→register' in single bus structure. Additional registers and gates will be introduced in below cases: 1. device has more than one input and bus is not enough to deliver all signals. 2. common signal is used many times. 3. time match is needed. 4. clearer design is preferred. However all these are embodied (hided) in the derivation process.

For the device MEM (*memory, a, d, r, w, o_m*) after selecting bus to deliver signal *d*, REG_{mar} is introduced for signal *a*. Similarly REG_{arg} for signal i_{a1} of ALU. The o_m of MEM is used more than one time so REG_{ir} is introduced. For time-match of ALU a delay, BUF, is introduced.

• Connecting Ports

For function composition of specification when output of a function is input of another function a signal delivery will be needed between the output and the input. There are also signal delivery between input of function and signal feeder, eg in FETCH_{13} (memory t_{12}) (pc t_{12}) from 'pc t_{12} ' to the second input of FETCH_{13} through GATE_{pc} , BUS and REG_{mar} . And for the signal delivery some selected connections among devices will lead to set common ports, like as showing of the Theorem₁.

• Main Steps for Deriving Data Part of Path_{12}

After derivation of path_2 for deriving path_{12} REG_{mar} , GATE_{mar} , REG_{ir} , GATE_{ir} , ALU, BUF, GATE_{buf} , REG_{arg} and GATE_{arg} are introduced. Meanwhile relevant ports are connected in the derivation for signal deliveries.

Repeating to use the Theorem₁ below signal deliveries can be obtained:

- (1). from pc, the output of REG_{pc} , to o_{mar} , the output of REG_{mar}
- (2). from o_{buf} , the output of BUF, to pc
- (3). from o_{ir} , the output of REG_{ir} , to o_{mar}
- (4). from acc, the output of REG_{acc} , to o_{arg} , output of REG_{arg}
- (5). from o_{buf} to acc

Using similar inferences below signal deliveries can be obtained:

- (6). from memory, o_{mar} , the input of MEM, to o_{ir}
- (7). from pc to o_{buf}
- (8). from memory, o_{mar} to o_{buf}

5.4.2 Deriving Control Part

For deriving control part main work is to construct micro-instruction, devices decode and branch step by step along control flow. In fact it is to introduce concrete specification instead of abstract specification structure for devices: instruction, decode and branch.

• Introducing Device and Connecting Ports

Unfinished constructions in the derivation of data part, whose implementations are variables, and whose specifications are about control signals of gate, register, mem and alu are taken as the goals of the derivation of the control part. In the deriving control part *INSTRUCTION*, *DECODE*, *BRANCH*, *ADDRS* and *START* are introduced and their ports are connected. *INSTRUCTION*, *DECODE*, *BRANCH* are introduced step by step following the derivation process so they keep as variables until the whole implementation is derived. The process of deriving *INSTRUCTION*, *DECODE* is too the process of deriving micro-program. *START* is introduced for various possibilities of times and pathes to start running micro-program.

• Deriving Microprogram

For deriving micro-program main cases are as following: (1). Based on a single-bus structure at any time only one signal which is not $FLOAT_{16}$ can appear in the bus. This leads to form a linear sequence of micro-instructions. (2). Following the order of composition of function the order of the linear sequence of micro-instructions is formed. (3). But for arguments of function, whose corresponding micro-program can be parallel in essence, so when the micro-program is arranged as sequence form the order of the micro-program can arbitrarily be selected. (4). For predicates which connected by ' \wedge ' their corresponding micro-programs can be parallel so when the micro-programs are arranged as sequence form whose order can arbitrarily selected. But for getting shorter program some common part of microprograms are put the beginning or end of programs. (5). The 'let-in' part of the specification will lead to form a common part of micro-program, which is put the beginning of the microprogram. (6). The 'if-then-else' part of the specification will lead to form branch-structure of the microprogram.

• Main Steps about Deriving Control Part of $Path_{12}$

In the derivation of $path_{12}$ for ' $FETCH_{13}$ (memory t_{12}) ($pc\ t_{12}$)', a sequence of micro-instructions about ' $rpc, wmar \rightarrow read, wir$ ' is derived. Similarly for

' $acc\ t_{212} = SUB_{16} (acc\ t_{112}) (FETCH_{13} (memory\ t_{112})\ addr_{12})$ ' it is ' $racc, warg \rightarrow rir, wmar \rightarrow read, sub \rightarrow rbuf, wacc$ '. For ' $pc\ t_{212} = INC_{13} (pc\ t_{112})$ ' it is ' $rpc, inc \rightarrow rbuf, wpc$ '

$BRANCH_4 (test, ir, addrs_a, nextaddrs)$

$\models \forall t. nextaddrs\ t = (test\ t = 4 \Rightarrow WORD_5 (VAL_3 (OPCODE (ir\ t)) + VAL_5 (addrs_a\ t)))$

is introduced for the branch-structure.

5.4.3 Deriving Path and Merging Pathes

When data and control parts of a path have been derived using $Rule_3$ the path can be derived. When all pathes have been derived their constructions are merged to derive whole implementation of the computer. The device $HAND_{sw}$ is a part of the implementation. But as traditional view it is omitted.

5.5 Deriving Whole Implementation

Merging the 15 constructions of the derived pathes whole implementation of the computer is obtained:

Data Part:

$GATE_{sw}(switches, rsw, g_{sw}) \&$
 $GATE_{pc}(pc, rpc, g_{pc}) \&$
 $GATE_{acc}(acc, racc, g_{acc}) \&$
 $GATE_{ir}(ir, rir, g_{ir}) \&$
 $GATE_{buf}(buf, rbuf, g_{buf}) \&$
 $BUS(g_{sw}, g_{pc}, g_{acc}, g_{ir}, g_{buf}, o_m, o_b) \&$
 $REG_{pc}(o_b, wpc, pc) \&$
 $REG_{acc}(o_b, wacc, acc) \&$
 $REG_{mar}(o_b, wmar, mar) \&$
 $REG_{ir}(o_b, wir, ir) \&$
 $REG_{arg}(o_b, warg, arg) \&$
 $BUF(o_a, buf) \&$
 $MEM(memory, mar, o_b, read, write, o_m) \&$
 $ALU(arg, o_b, inc, add, sub, o_a) \&$

Control Part:

$ADDRS(nextaddrs, addrs) \&$
 $DECODE(control, rsw, rpc, racc, rir, rbuf, wpc, wacc, wmar, wir, warg, read, write, inc, add, sub, idle) \&$
 $BRANCH(test, button, knob, ir, acc, addrs_a, addrs_b, nextaddrs) \&$
 $INSTRUCTION(addrs, control, test, addrs_a, addrs_b)^2$

5.6 Deriving Other Implementations

For same goal selecting different axioms and passing different derivings different implementations can be derived. In essence verification is on designed implementation but synthesis is to design using formal method. So synthesis has, in essence, ability to show various different design ways. For Mike Gordon's computer, another possible implementation, for example, is that 1. Do not introduce REG_{arg} , REG_{mar} but only REG_{ir} . 2. Directly connect the output of REG_{acc} and the i_{a1} (the first input of ALU), the output of REG_{ir} and the i_{a2} (the second input of ALU), the output of REG_{acc} and 'd' (the second input of MEM). 3. Use multi-bus-gate structure (gates for every input): (1). BUS_1 : inputs: the swatches, the output of ALU and the output of REG_{ir} , output: the input of REG_{acc} and the input of REG_{pc} . (2). BUS_2 : input: the output of REG_{pc} and the output of REG_{ir} , output: 'a' (the first input of MEM). The implementation has less registers, more buses, shorter micro-program and faster speed. We will give more detail in other paper about the problem.

6 Conclusions and Further Work

On the synthesis logic from given formal specification at bl implementation at rtl can be derived. For the derivation main steps are to compose basic devices along data flow and to construct micro-program and auxiliary devices, decode and branch, along control flow.

²The details about INSTRUCTION, DECODE and BRANCH will be given in appendix1

The paper show us a way: based on strong general logics a succinct synthesis logic can be built. The logic catches basic relation between implementation and specification. On the logic we find a specification-derived design methodology, proof-based synthesis: implementation can be derived step by step from formal specification using formal proof. We using the example of synthesis of Mike Gordon's computer to show that it does be realistic to design complex hardware using formal method. However we think the more important is not to find a new logic but is how to use logic for practical design problem. In essence it is problem: 'how to proof'. A further problem is to find more general specification scheme to catch broader proof goal. In the [5] we will discuss that on an abstract specification scheme how to derive a class of computers.

Slogan, 'deriving as design' and 'derivation as implementation' brings us both benefit and trouble: more correctness gurantee and more tedious proof. There is a vast gap between formal method and informal design and there is not a simple bridge for the gap. But various methodologies maybe play some roles for the gap. Problem is often reduced to find better methodology. Along the direction [5] presents some basic relations about structures among specification, proof and implementation.

When the first computer in the world was designed people thought that there was only a step between user's idea and machine implementation: machine code programming. But with the lapse of time people understand that there is a vast gap between them. The gap is just a world of computer science: computer scientists and their causes are contained in the world.

Acknowledgement

Li-Guo Wang sincerely thank to Mr Kayhan Imre, Dr Zhaohui Luo, Mr Jonathan Puddicombe and Mr Sandy Robertson for beneficial discussions and warmhearted help in logic, hardware and English.

References

- [1] M.P.Fourman,R.L.Harris, Lambda-Logic And Mathematics Behind Design Automation, 26th ACD/IEEE Design Automation Conference, 1988.
- [2] Gordon, M. Proving a Computer Correct using the LCF-LSM Hardware verification System, Report No. 42, Computer laboratory, Cambridge University, 1983.
- [3] Gordon, M. HOL: A Proof Generating System for Higher-Order Logic, University of Cambridge, Computer Laboratory, Tech Reprot No. 103, 1987.
- [4] J. Joyce, G. Birtwistle and M. Gordon, Proving a Computer Correct in Higher Order Logic, Report No. 100, Computer laboratory, Cambridge University, 1986.
- [5] Li-Guo Wang, Formal Derivation of A Class of Computers, Draft, March 1991.

Appendix1: Microprogram, Decode and Branch

General form are:

INSTRUCTION_{ci} (addrs, control, test, addrs_a, addrs_b)
 $\models \forall t. \text{addrs } t = \text{address}_i \Rightarrow \text{control } t = \text{control}_i$

INSTRUCTION_{ai} (addrs, control, test, addrs_a, addrs_b)

$\models \forall t. \text{addrs } t = \text{address}_i \Rightarrow \text{test } t = n_i \wedge \text{addrs}_a t = \text{address}_a \wedge \text{addrs}_b t = \text{address}_b$

DECODE_i (control, code₁, code₂, ..., code_m)

$\models \forall t. \text{control } t = \text{control}_i \Rightarrow \text{code}_1 t = \text{ft} \wedge \text{code}_2 t = \text{ft} \wedge \dots \wedge \text{code}_m t = \text{ft}$

If we select the i_{th} bit of control_i from 1 to 16 corresponds to rsw, rpc, racc, rir, rbuf, wpc, wacc, wmar, wir, warg, read, write, inc, add, sub, idle respectively and assign concrete bits to address, address_a and address_b then we have:

address	control	n	address _a	address _b
00000	0000000000000001	001	00000	00001
00001	0000000000000000	011	00010	00000
00010	1000010000000000	000	00000	00000
00011	1000001000000000	000	00000	00000
00100	0100000100000000	000	00000	00000
00101	0000000000000000	001	00110	00000
00110	0100000100000000	000	01000	00000
00111	0010000000010000	000	00000	00000
01000	0000000010100000	000	01001	00000
01001	0000000000000000	100	01010	00000
01010	0000000000000000	000	00000	00000
01011	0001010000000000	000	00101	00000
01100	0000000000000000	010	10001	01011
01101	0010000001000000	000	10011	00000
01110	0010000001000000	000	10110	00000
01111	0001000100000000	000	11000	00000
10000	0001000100000000	000	11001	00000
10001	0100000000001000	000	10010	00000
10010	0000110000000000	000	00101	00000
10011	0001000100000000	000	10100	00000
10100	0000000000100100	000	10101	00000
10101	0000101000000000	000	10001	00000
10110	0001000100000000	000	10111	00000
10111	0000000000100010	000	10101	00000
11000	0000001000100000	000	10001	00000
11001	0010000000010000	000	10001	00000

Note: because of START the micro-instructions from address 11010 to 11111 are not necessary.

BRANCH (test, button, knob, ir, acc, addrs_a, addrs_b, nextaddrs)

$\forall t. \text{nextaddrs } t =$

$((\text{VAL}_3(\text{test } t) = 1) \wedge (\text{button } t) \Rightarrow \text{addrs}_b t \mid$

$((\text{VAL}_3(\text{test } t) = 2) \wedge (\text{VAL}_{16}(\text{acc } t) = 0) \Rightarrow \text{addrs}_b t \mid$

$((\text{VAL}_3(\text{test } t) = 3) \Rightarrow \text{WORD}_5(\text{VAL}_2(\text{knob } t) + \text{VAL}_5(\text{addrs}_a t) \mid$

$((\text{VAL}_3(\text{test } t) = 4) \Rightarrow \text{WORD}_5(\text{VAL}_3(\text{OPCODE}(\text{ir } t)) + \text{VAL}_5(\text{addrs}_a t)) \mid (\text{addrs}_a t))))$

**Copyright © 1991, Laboratory for Foundations of Computer Science,
University of Edinburgh. All rights reserved.**

**Reproduction of all or part of this work
is permitted for educational or research use
on condition that this copyright notice is
included in any copy.**